



Fig. 1A
PRIOR ART




Fig. 1B
PRIOR ART



ROUTING CONTROL (R_CTRL)	DESTINATION ID (D_ID)	
CLASS SPECIFIC CONTROL (CS_CTL)	SOURCE ID (S_ID)	
DATA STRUCTURE TYPE (TYPE)	FRAME CONTROL (F_CTL)	
SEQUENCE ID (SEQ_ID)	DATA FIELD CONTROL (DF_CTL)	SEQUENCE COUNT (SEQ_CNT)
ORIGINATOR ID (OX_ID)		RESPONDER ID (RX_ID)
PARAMETER OR RELATIVE OFFSET		

Fig. 2
PRIOR ART




Fig. 3





Fig. 4



STANDARD FIBRE CHANNEL ADDRESS FORMAT

D	D	D	D	D	D	D	D	D	P	P	P	P	P	P	L	L	L	L	L	L
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3
2	2	2	2	1	1	1	1	1	1	1	1	1	1	1	0	7	6	5	4	3
3	2	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4

NON-STANDARD FIBRE CHANNEL SWITCH ELEMENT ADDRESS FORMAT

F	F	F	F	C	C	C	C	C	C	X	X	S	S	P	P	L	L	L	L	L
3	2	2	1	0	5	4	3	2	1	0	0	1	1	0	1	7	6	5	4	3
2	2	2	1	1	1	1	1	1	1	1	1	1	1	1	1	7	6	5	4	3
3	2	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4

Legend:

- D DENOTES DOMAIN ADDRESS BITS
- P DENOTES PORT ADDRESS BITS
- L DENOTES LOOP ADDRESS BITS
- F DENOTES FABRIC ADDRESS
- C DENOTES CHASSIS ADDRESS
- X DENOTES UNUSED
- S DENOTES SWITCH ELEMENT ADDRESS
- P DENOTES PORT ADDRESS BITS
- L DENOTES LOOP ADDRESS BITS

P0 IS SET TO A '1'

Fig. 5B




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13

INTERNAL
24 BIT DESTINATION
ID (D_ID)




Fig. 14




Fig. 15





Fig. 16






Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23

